US5701315A - Method and device for protecting the execution of linear sequences of commands performed by a processor - Google Patents

Method and device for protecting the execution of linear sequences of commands performed by a processor Download PDF

Info

Publication number
US5701315A
US5701315A US08/504,113 US50411395A US5701315A US 5701315 A US5701315 A US 5701315A US 50411395 A US50411395 A US 50411395A US 5701315 A US5701315 A US 5701315A
Authority
US
United States
Prior art keywords
word
start address
bit
sequence
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/504,113
Inventor
Christian Pitot
Martinez Michel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales Avionics SAS
Original Assignee
Thales Avionics SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thales Avionics SAS filed Critical Thales Avionics SAS
Assigned to SEXTANT AVIONIQUE reassignment SEXTANT AVIONIQUE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MARTINEZ, MICHEL, PITOT, CHRISTIAN
Application granted granted Critical
Publication of US5701315A publication Critical patent/US5701315A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/28—Error detection; Error correction; Monitoring by checking the correct order of processing

Definitions

  • This invention relates to a device for controlling the execution of linear sequences of instructions performed by a processor.
  • Such devices comprise a processor, memories and a viewing screen and use predefined sequences of information or instructions, constituting patterns to be viewed, stored in read-only memories.
  • the main object of this invention is to detect plotting sequence improbabilities susceptible of revealing such a malfunction.
  • the searching for the associated bit of the sequence start address word by means of the rank of the word read in the sequence the comparing of the result of said function applied to the bits of the word read with the value of the associated bit of the address word, and the transmission of an error signal if the comparison reveals a difference.
  • the function applied to the bits of the words in the sequence is of the parity calculation type, thereby enabling all the bits of the words read to be checked globally.
  • FIG. 1 is a schematic representation of an error detecting device embodying the method according to the invention
  • FIG. 2 is a schematic representation of an error detecting device according to a second embodiment.
  • the error detecting device represented in FIG. 1 comprises a register 1 coupled with a multiplexer 2, the latter being controlled by a counter 3 which enables a bit of the word contained in the register 1 to be selected as a function of the value of the counter 3.
  • This register 1 is intended to receive the binary address of the first word 11 of a linear sequence 10 of instructions to be performed by a processor, said sequence being stored in a memory 4.
  • the binary word 12 read in the memory 4 at the address supplied by a counter 5 is processed by a circuit, e.g. a parity detecting circuit, of which the output is connected to the input of an XOR gate 7 used as a binary comparator. Furthermore, the output of the multiplexer 2 is connected to another input of the XOR gate 7 of which the output supplies an error signal if the two inputs are not at the same logic level.
  • a circuit e.g. a parity detecting circuit, of which the output is connected to the input of an XOR gate 7 used as a binary comparator.
  • the output of the multiplexer 2 is connected to another input of the XOR gate 7 of which the output supplies an error signal if the two inputs are not at the same logic level.
  • the processor loads the binary address of the start of the sequence 10 into the register 1 and into the memory 4 read counter 5, and initializes the counter 3 at zero.
  • the multiplexer is controlled so as to select the bit of rank 1 according to a predetermined order of the register 1, while the first word of the sequence 10 is read. If the parity of this word differs from the value of the first bit of the start address of the sequence, an error signal is obtained at output of the XOR gate 7. In this example, the error signal is active in the logic "1" state.
  • each of the bits of the sequence start address word is associated with the word in the sequence having a modulo-n rank equal to the rank of the address word bit, n being the number of bits in the address word.
  • the coinciding of the parities of the words in the sequence and the values of the bits corresponding to the sequence start address is ensured by the presence of an unused bit 16 in each word of the sequence.
  • This unused bit 16 is positioned, at the time of storing the sequence 10 in the memory 4, at a value such that this coinciding is obtained.
  • This device thus makes it possible to check that all the words in the sequence have indeed been read, in compliance with their order in the sequence. Furthermore, if the parity of a word is determined by means of all the bits in the word, this device also enables the value of each word to be checked.
  • each word 11, 12, 13 in the sequence 10 comprises a second bit that is not used for the coding of the plotting instructions, but that is used in the checking of the sequencing previously described in order to memorize the parity of the word.
  • the value of this bit 20 is compared, by means of a second XOR gate 21, e.g. with the value supplied by the parity calculating circuit 6.
  • the second XOR gate 21 thus issues a second error signal if the logic levels of the signals at input are different.
  • This arrangement thus enables a distinction to be made between the sequencing errors indicated by the first XOR gate 7 and the read or write errors indicated by the second XOR gate 21.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

A method for detecting errors in a linear sequence of commands executed by a processor and stored in a memory at a predetermined start address, comprises the association of each word in the sequence to a bit of the start address. Before storing each sequence word into the memory, the method determines the value of an unused bit of the word so that the value of the associated bit of the start address will be equal to the result of a predetermined function applied to the bits of the word. When reading a sequence word in said memory, the method compares the result of said function applied to the bits of the word read, with the value of the associated bit of the start address, and transmits an error signal if a difference is detected.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to a device for controlling the execution of linear sequences of instructions performed by a processor.
It applies notably, though not exclusively, to the devices for displaying graphical information enabling e.g. vehicles to be driven.
2. Description of the Prior Art
Generally, such devices comprise a processor, memories and a viewing screen and use predefined sequences of information or instructions, constituting patterns to be viewed, stored in read-only memories.
In order to be viewed, these sequences of information or instructions, which are each marked by a start address, must be performed in order to cause the writing of the corresponding pattern in the image memory of the device.
It so happens that, in the context of the driving of vehicles, the displaying of erroneous information can, if it is not detected, lead to potentially catastrophic interpretations.
OBJECT OF THE INVENTION
The main object of this invention is to detect plotting sequence improbabilities susceptible of revealing such a malfunction.
SUMMARY OF THE INVENTION
Accordingly, there is provided a method of detecting errors in the execution of a linear sequence of commands performed by a processor and stored in a memory at a predetermined start address expressed in the form of a binary word comprising a predetermined number of bits, said sequence comprising a series of binary words each comprising at least one bit not used in the coding of the commands of the sequence, said method comprising:
the associating of each word in the sequence with a bit of the address word so that the order of the words in the sequence corresponds to a predetermined order of the bits in the address word,
during storage of the sequence in the memory, the determining, for each word in the sequence, of the value of the unused bit in order for the value of the associated bit of the address word to be equal to the result of a predetermined function applied to the bits of the word in the sequence, and
during reading in the memory of a word from the sequence, the searching for the associated bit of the sequence start address word by means of the rank of the word read in the sequence, the comparing of the result of said function applied to the bits of the word read with the value of the associated bit of the address word, and the transmission of an error signal if the comparison reveals a difference.
In this way, the sequencing of the reading of the words in the sequence and the value of the words read are controlled simultaneously.
Advantageously, the function applied to the bits of the words in the sequence is of the parity calculation type, thereby enabling all the bits of the words read to be checked globally.
BRIEF DESCRIPTION OF THE DRAWINGS
Further features and advantages of the invention will be apparent from an embodiment of the invention described, by way of a non-limiting example, in reference to the corresponding accompanying drawings in which:
FIG. 1 is a schematic representation of an error detecting device embodying the method according to the invention;
FIG. 2 is a schematic representation of an error detecting device according to a second embodiment.
DESCRIPTION OF THE PREFERRED EMBODIMENT
The error detecting device represented in FIG. 1 comprises a register 1 coupled with a multiplexer 2, the latter being controlled by a counter 3 which enables a bit of the word contained in the register 1 to be selected as a function of the value of the counter 3.
This register 1 is intended to receive the binary address of the first word 11 of a linear sequence 10 of instructions to be performed by a processor, said sequence being stored in a memory 4.
The binary word 12 read in the memory 4 at the address supplied by a counter 5 is processed by a circuit, e.g. a parity detecting circuit, of which the output is connected to the input of an XOR gate 7 used as a binary comparator. Furthermore, the output of the multiplexer 2 is connected to another input of the XOR gate 7 of which the output supplies an error signal if the two inputs are not at the same logic level.
When performance of the sequence 10 is initiated, the processor loads the binary address of the start of the sequence 10 into the register 1 and into the memory 4 read counter 5, and initializes the counter 3 at zero.
Thus, the multiplexer is controlled so as to select the bit of rank 1 according to a predetermined order of the register 1, while the first word of the sequence 10 is read. If the parity of this word differs from the value of the first bit of the start address of the sequence, an error signal is obtained at output of the XOR gate 7. In this example, the error signal is active in the logic "1" state.
During the following stage, the two counters 3 and 5 are incremented, thereby causing selection of the second bit of the start address of the sequence 10 in the predefined order and the reading of the second word in the memory 4, and therefore the comparison, by the XOR gate 7, of the parity of the second word with the second bit of the start address. These operations are repeated up to the last word 13 of the sequence 10, the counters 3 and 5 being incremented when the next word in the sequence 10 is read. Furthermore, the counter 3 is zeroized every time it reaches the value of the number of bits in the address word, in order to cyclically select each of the bits in the register 1. Thus, each of the bits of the sequence start address word is associated with the word in the sequence having a modulo-n rank equal to the rank of the address word bit, n being the number of bits in the address word.
The coinciding of the parities of the words in the sequence and the values of the bits corresponding to the sequence start address is ensured by the presence of an unused bit 16 in each word of the sequence. This unused bit 16 is positioned, at the time of storing the sequence 10 in the memory 4, at a value such that this coinciding is obtained.
This device thus makes it possible to check that all the words in the sequence have indeed been read, in compliance with their order in the sequence. Furthermore, if the parity of a word is determined by means of all the bits in the word, this device also enables the value of each word to be checked.
According to the embodiment of the invention represented in FIG. 2, each word 11, 12, 13 in the sequence 10 comprises a second bit that is not used for the coding of the plotting instructions, but that is used in the checking of the sequencing previously described in order to memorize the parity of the word. The value of this bit 20 is compared, by means of a second XOR gate 21, e.g. with the value supplied by the parity calculating circuit 6. The second XOR gate 21 thus issues a second error signal if the logic levels of the signals at input are different.
In this manner, if the parity (exclusive of bit 20) of the word read in the memory 4 corresponds to the value of the bit 20 of this same word and if the XOR gate 7 issues an error signal, there has been an error in the sequencing of the performance of the sequence 10. Conversely, if the XOR gate 21 issues an error signal, this indicates a parity error of the word read and therefore that this word has an incorrect value.
This arrangement thus enables a distinction to be made between the sequencing errors indicated by the first XOR gate 7 and the read or write errors indicated by the second XOR gate 21.

Claims (5)

We claim:
1. A method for detecting errors during execution by a processor of a linear sequence of binary coded commands stored in an addressable memory from a predetermined binary start address comprising a predetermined number of bits each having a rank in said start address, said sequence comprising a series of binary command words each having a rank in said sequence and comprising a predetermined number of bits including at least one unused bit at a predetermined rank in said command word, each of said bits having a respective value, said method comprising:
a storage phase of each command word of said sequence in said memory from said start address, comprising the steps of: (i) determining for said command word the rank of a start address bit in said start address to associate to said command word, by applying a first calculation function to the rank of said command word in said sequence, (ii) determining a value of the unused bit of said command word so that a value of the start address bit associated to said command word is equal to a result of a second calculation function applied to the respective values of the bits of said command word including said unused bit, (iii) updating the value of the unused bit in said command word, and (iv) storing said command word in said memory,
a reading phase of each command word from said sequence in said memory, comprising the steps of: (i) reading said command word in said memory, (ii) determining in said start address the bit associated to the read command word by applying said first calculation function to the rank of said command word read in said sequence, said first calculation function providing the rank of the associated bit in said start address, (iii) applying said second calculation function to the bits of said read command word so as to obtain a bit value, (iv) comparing said bit value obtained by said second calculation function with the value of the bit of said start address associated to said read word, and (v) transmitting a read error signal if the comparison reveals a difference.
2. The method as claimed in claim 1, wherein said second calculation function is a parity calculation function.
3. The method as claimed in claim 1, wherein said first calculation function is a modulo-n calculation function, n being the number of bits in said start address.
4. A device for detecting errors during execution by a processor of a linear sequence of binary coded commands stored in an addressable memory from a predetermined binary start address comprising a predetermined number n of bits each having a rank in said start address, said sequence comprising a series of binary command words each having a predetermined rank in said sequence corresponding to a predetermined address in said memory, each of said command words comprising a predetermined number of bits including at least one unused bit at a predetermined rank in said command word, said unused bit of each command word having a value such that a parity of said command word is equal to a value of a bit of said start address having a rank equal to a result of a modulo-n function applied to the rank of said word in said sequence, said device comprising:
a register containing said start address and coupled with a multiplexer controlled by a first counter zeroized every time said counter reaches said number n, said multiplexer enabling a bit of said start address contained in said register to be selected as a function of the value of said first counter,
a second counter having a value initialized at a value of the start address, which determines the address of the word to be read in said memory, said first and second counters being simultaneously incremented so that the first counter contains the rank of the start address bit associated to the command word addressed by said second counter,
a parity calculating circuit coupled with said memory for calculating a parity of the command word in said sequence, which has an address corresponding to the value of said second counter,
an XOR gate receiving as input a first signal from said parity calculating circuit and a second signal from said multiplexer, and supplying a read error signal if respective logic levels of said first and second signals are different.
5. The device as claimed in claim 4, further comprising a second XOR gate which compares said first signal supplied by said parity calculating circuit with a value of a second unused bit of each word read in the memory, this second unused bit memorizing a parity of a useful part of the word, said second XOR gate having an output providing an error signal if the calculated parity of said read word differs from the parity memorized in said second unused bit.
US08/504,113 1994-07-27 1995-07-19 Method and device for protecting the execution of linear sequences of commands performed by a processor Expired - Fee Related US5701315A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9409284A FR2723222B1 (en) 1994-07-27 1994-07-27 METHOD AND DEVICE FOR SECURING THE CONDUCT OF LINEAR SEQUENCES OF ORDERS EXECUTED BY A PROCESSOR
FR9409284 1994-07-27

Publications (1)

Publication Number Publication Date
US5701315A true US5701315A (en) 1997-12-23

Family

ID=9465790

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/504,113 Expired - Fee Related US5701315A (en) 1994-07-27 1995-07-19 Method and device for protecting the execution of linear sequences of commands performed by a processor

Country Status (5)

Country Link
US (1) US5701315A (en)
EP (1) EP0694842B1 (en)
JP (1) JPH08161234A (en)
DE (1) DE69507396T2 (en)
FR (1) FR2723222B1 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030076780A1 (en) * 2001-07-27 2003-04-24 Thales Task management method for a packet switch routing automaton forming part of a secured packet-switching transmission network
US6571300B2 (en) 1996-12-20 2003-05-27 Sextant Avionique Offset autonomous input/output controller with time slots allocation
US20040015717A1 (en) * 2002-05-28 2004-01-22 Gerard Colas Method for the reconstitution of messages conveyed by one or more packet-switched transmission networks
US20040076147A1 (en) * 2001-03-16 2004-04-22 Alain Loge Variable sized information frame switch for on-board security networks
US20050172025A1 (en) * 2002-03-15 2005-08-04 Thales Method of selecting and sorting packets provided to a piece of equipment by a data packet transmission network
US6943713B1 (en) 1999-03-12 2005-09-13 Thomson-Csf Sextant Process and device for the sequential addressing of the inputs of a multiplexer of a data acquisition circuit
US20090210775A1 (en) * 2008-02-15 2009-08-20 International Business Machines Corporation Method and system for instruction address parity comparison
US20100007527A1 (en) * 2008-07-08 2010-01-14 Thales Device and method for detecting the digital origin of an analogue signal
US8812855B2 (en) 2009-03-02 2014-08-19 Nxp B.V. Software protection

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3585378A (en) * 1969-06-30 1971-06-15 Ibm Error detection scheme for memories
US4074229A (en) * 1975-04-25 1978-02-14 Siemens Aktiengesellschaft Method for monitoring the sequential order of successive code signal groups
US4108359A (en) * 1977-03-30 1978-08-22 The United States Of America As Represented By The Secretary Of The Army Apparatus for verifying the execution of a sequence of coded instructions
US4692893A (en) * 1984-12-24 1987-09-08 International Business Machines Corp. Buffer system using parity checking of address counter bit for detection of read/write failures
US4811347A (en) * 1986-01-30 1989-03-07 U.S. Philips Corporation Apparatus and method for monitoring memory accesses and detecting memory errors
US5392302A (en) * 1991-03-13 1995-02-21 Quantum Corp. Address error detection technique for increasing the reliability of a storage subsystem

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3585378A (en) * 1969-06-30 1971-06-15 Ibm Error detection scheme for memories
US4074229A (en) * 1975-04-25 1978-02-14 Siemens Aktiengesellschaft Method for monitoring the sequential order of successive code signal groups
US4108359A (en) * 1977-03-30 1978-08-22 The United States Of America As Represented By The Secretary Of The Army Apparatus for verifying the execution of a sequence of coded instructions
US4692893A (en) * 1984-12-24 1987-09-08 International Business Machines Corp. Buffer system using parity checking of address counter bit for detection of read/write failures
US4811347A (en) * 1986-01-30 1989-03-07 U.S. Philips Corporation Apparatus and method for monitoring memory accesses and detecting memory errors
US5392302A (en) * 1991-03-13 1995-02-21 Quantum Corp. Address error detection technique for increasing the reliability of a storage subsystem

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IBM Technical Disclosure Bulletin, vol. 21, No. 6, Nov. 1978. *

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6571300B2 (en) 1996-12-20 2003-05-27 Sextant Avionique Offset autonomous input/output controller with time slots allocation
US6943713B1 (en) 1999-03-12 2005-09-13 Thomson-Csf Sextant Process and device for the sequential addressing of the inputs of a multiplexer of a data acquisition circuit
US7522611B2 (en) 2001-03-16 2009-04-21 Thales Variable sized information frame switch for on-board security networks
US20040076147A1 (en) * 2001-03-16 2004-04-22 Alain Loge Variable sized information frame switch for on-board security networks
US7184438B2 (en) 2001-07-27 2007-02-27 Thales Task management method for a packet switch routing automaton forming part of a secured packet-switching transmission network
US20030076780A1 (en) * 2001-07-27 2003-04-24 Thales Task management method for a packet switch routing automaton forming part of a secured packet-switching transmission network
US20050172025A1 (en) * 2002-03-15 2005-08-04 Thales Method of selecting and sorting packets provided to a piece of equipment by a data packet transmission network
US7373412B2 (en) 2002-03-15 2008-05-13 Thales Apparatus for selecting and sorting packets from a packet data transmission network
US20040015717A1 (en) * 2002-05-28 2004-01-22 Gerard Colas Method for the reconstitution of messages conveyed by one or more packet-switched transmission networks
US7447234B2 (en) 2002-05-28 2008-11-04 Thales Method for the reconstitution of messages conveyed by one or more packet-switched transmission networks
US20090210775A1 (en) * 2008-02-15 2009-08-20 International Business Machines Corporation Method and system for instruction address parity comparison
US8140951B2 (en) * 2008-02-15 2012-03-20 International Business Machines Corporation Method and system for instruction address parity comparison
US20100007527A1 (en) * 2008-07-08 2010-01-14 Thales Device and method for detecting the digital origin of an analogue signal
US8179284B2 (en) 2008-07-08 2012-05-15 Thales Device and method for detecting the digital origin of an analogue signal
US8812855B2 (en) 2009-03-02 2014-08-19 Nxp B.V. Software protection

Also Published As

Publication number Publication date
EP0694842B1 (en) 1999-01-20
EP0694842A1 (en) 1996-01-31
DE69507396D1 (en) 1999-03-04
FR2723222B1 (en) 1996-09-27
FR2723222A1 (en) 1996-02-02
DE69507396T2 (en) 1999-07-01
JPH08161234A (en) 1996-06-21

Similar Documents

Publication Publication Date Title
US4827478A (en) Data integrity checking with fault tolerance
KR100331139B1 (en) Method and apparatus for correcting a multilevel cell memory by using error locating codes
US4175692A (en) Error correction and detection systems
US5502732A (en) Method for testing ECC logic
KR100321302B1 (en) A method of controlling flash memory and a flash memory chip
US5416782A (en) Method and apparatus for improving data failure rate testing for memory arrays
EP2449468B1 (en) System and method of tracking error data within a storage device
JP2821278B2 (en) Semiconductor integrated circuit
US4271521A (en) Address parity check system
US5490264A (en) Generally-diagonal mapping of address space for row/column organizer memories
US5701315A (en) Method and device for protecting the execution of linear sequences of commands performed by a processor
EP2124151B1 (en) Information processing system and method for starting/recovering the system
JPH03248251A (en) Information processor
US4326290A (en) Means and methods for monitoring the storage states of a memory and other storage devices in a digital data processor
US6141789A (en) Technique for detecting memory part failures and single, double, and triple bit errors
US4016409A (en) Longitudinal parity generator for use with a memory
US7496822B2 (en) Apparatus and method for responding to data retention loss in a non-volatile memory unit using error checking and correction techniques
US7464309B2 (en) Method and apparatus for testing semiconductor memory device and related testing methods
EP0833249B1 (en) Semiconductor integrated circuit with error detecting circuit
US5357529A (en) Error detecting and correcting apparatus and method with transparent test mode
KR102524724B1 (en) Semiconductor storage apparatus and ecc related information reading method
KR100282520B1 (en) Error cell compensation circuit and method of flash memory
EP3783611B1 (en) Storage device that performs state shaping of data
JPH0793505A (en) Count integrating device
SU329578A1 (en) MAGNETIC STORAGE DEVICE

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEXTANT AVIONIQUE, FRANCE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PITOT, CHRISTIAN;MARTINEZ, MICHEL;REEL/FRAME:007649/0750

Effective date: 19950711

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20091223