US8658911B2 - Through-hole-vias in multi-layer printed circuit boards - Google Patents

Through-hole-vias in multi-layer printed circuit boards Download PDF

Info

Publication number
US8658911B2
US8658911B2 US13/448,787 US201213448787A US8658911B2 US 8658911 B2 US8658911 B2 US 8658911B2 US 201213448787 A US201213448787 A US 201213448787A US 8658911 B2 US8658911 B2 US 8658911B2
Authority
US
United States
Prior art keywords
copper
via conductor
conductivity
pcb
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US13/448,787
Other versions
US20120200346A1 (en
Inventor
Moises Cases
Tae Hong Kim
Rohan U. Mandrekar
Nusrat I. Sherali
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lenovo International Ltd
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US13/448,787 priority Critical patent/US8658911B2/en
Publication of US20120200346A1 publication Critical patent/US20120200346A1/en
Priority to US14/152,096 priority patent/US9277653B2/en
Application granted granted Critical
Publication of US8658911B2 publication Critical patent/US8658911B2/en
Assigned to LENOVO INTERNATIONAL LIMITED reassignment LENOVO INTERNATIONAL LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0094—Filling or covering plated through-holes or blind plated vias, e.g. for masking or for mechanical reinforcement
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/0242—Structural details of individual signal conductors, e.g. related to the skin effect
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/025—Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance
    • H05K1/0251—Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance related to vias or transitions between vias and transmission lines
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
    • H05K3/0047—Drilling of holes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
    • H05K1/0234—Resistors or by disposing resistive or lossy substances in or near power planes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0388—Other aspects of conductors
    • H05K2201/0391—Using different types of conductors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/24—Reinforcing the conductive pattern
    • H05K3/244—Finish plating of conductors, especially of copper conductors, e.g. for pads or lands
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10—Methods of surface bonding and/or assembly therefor
    • Y10T156/1052—Methods of surface bonding and/or assembly therefor with cutting, punching, tearing or severing
    • Y10T156/1056—Perforating lamina
    • Y10T156/1057—Subsequent to assembly of laminae
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/12—All metal or with adjacent metals
    • Y10T428/12493—Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
    • Y10T428/12528—Semiconductor component

Definitions

  • the field of the invention is data processing, or, more specifically, methods, apparatus, and products for multi-layer printed circuit boards with through-hole vias.
  • PCB design One of the areas that has seen considerable development is PCB design, particularly as PCB bandwidths have advanced well into the gigahertz region. As electronic bandwidths expand, the impedances inherent in the conductive pathways on the PCBs themselves become relevant. When signal conductors change layers in multi-layer stackup applications, vias are used. However, when through-hole-vias are used for signal conductors to change layers, any unused via stub will hurt signal integrity. As frequency increases, signal performance is greatly impacted by reflections from those open stubs. A quarter-wave length resonance is particularly detrimental in high speed data transmissions. In current industry practice, termination methods using a resistor, an inductor or a capacitor are used to minimize those through-hole-via stub effects.
  • the resistor termination results in undesired DC loss for the signal.
  • the inductor/capacitor termination will shift the quarter-wave length resonance, but still have a resonance which can affect other frequency bands. Using those extra components requires real estate to mount those components which will eventually restrict the freedom of routability.
  • PCBs Example multi-layer printed circuit boards
  • methods of making and using such PCBs that include layers of laminate; at least one via hole traversing the layers of laminate, and a via conductor contained within the via hole, the via conductor comprising a used portion and an unused portion, the via conductor comprising copper coated with a metal having a conductivity lower than the conductivity of copper.
  • FIG. 1 sets forth a cross-sectional plan view of an example multi-layer PCB according to embodiments of the present invention.
  • FIG. 2 sets forth an example graph of insertion loss for a via in a PCB according to embodiments of the present invention.
  • FIGS. 3 and 4 each sets forth a cross-sectional plan view of an additional example multi-layer PCB with a via according to embodiments of the present invention.
  • FIG. 5 sets forth a flow chart illustrating an example method of use of a multi-layer PCB according to embodiments of the present invention.
  • FIG. 6 sets forth a flow chart illustrating an example method of manufacturing a multi-layer PCB according to embodiments of the present invention.
  • FIG. 1 sets forth a cross-sectional plan view of an example multi-layer PCB ( 40 ) according to embodiments of the present invention that includes layers of laminate ( 30 ), a via hole ( 14 ) traversing the layers of laminate, and a via conductor ( 24 , 26 ) contained within the via hole.
  • the via conductor includes a used portion ( 12 ) and an unused portion ( 22 ).
  • the via conductor is composed of copper ( 24 ) coated with a metal ( 26 ) having a conductivity lower than the conductivity of copper.
  • the used portion ( 12 ) of the via conductor ( 24 , 26 ) conducts an alternating current signal ( 304 ) from a trace ( 32 ) on one layer ( 42 ) of the PCB ( 40 ) to a trace ( 34 ) on another layer ( 44 ) of the PCB.
  • the alternating current signal ( 304 ) is characterized by a frequency high enough to demonstrate skin effect, moving the alternating current toward the surface ( 11 ) of the via conductor ( 24 , 26 ), that is, in this example, toward the surface of the coating metal having a conductivity lower than the conductivity of copper.
  • the unused portion ( 22 ) of the via conductor has no connection to any further trace, and the unused portion of the via conductor therefore implements a resonant stub that causes an insertion loss of the alternating current signal centered on a resonant frequency.
  • a resonant stub can be modeled as a series resistance, inductance, and capacitance having a particular resonant frequency depending on the values of inductance and capacitance involved.
  • the metal having a conductivity lower than the conductivity of copper increases resistive dampening of such a resonance and reduces the insertion loss of the alternating current signal as the signal traverses the used portion ( 12 ) of the via conductor between trace ( 32 ) and trace ( 34 ).
  • the increased resistive dampening occurs because of the so-called “skin effect,” which at higher frequencies, demonstrably moves alternating electric current flows towards the surface of conductors.
  • the unused portion ( 22 ) of the via conductor in such an example is coated with a material that has higher resistance than copper (like nickel or iron), the high frequency current will actually flow through a higher resistance path.
  • Such metals having lower conductivity or higher resistivity than copper include the mentioned iron and nickel, alloys of iron and nickel, compounds of iron and nickel, as well as aluminum, tin, zinc, many of their alloys, and other metals as will occur to those of skill in the art.
  • FIG. 2 sets forth an example graph of insertion loss for a via in a PCB according to embodiments of the present invention modeled with a via conductor of copper only ( 54 ), copper with a coating of nickel ( 52 ), and copper with a coating of iron ( 50 ).
  • the example graph of FIG. 2 illustrates insertion loss for an example via according to embodiments of the present invention, similar to the one described and illustrated above with reference to FIG. 1 , of 3 millimeters height and 100 micrometer radius modeled with a three-dimensional, full wave solver.
  • the via was modeled with a signal path ( 32 , 12 , 34 ) from the top layer ( 42 ) of a PCB to the third layer ( 44 ), with a ground plane ( 46 ) disposed upon the second layer ( 43 ).
  • the graph of FIG. 2 shows the beneficial effect of increased resistive dampening of resonance with reduced insertion loss of the alternating current signal as the signal traverses the used portion ( 12 ) of the via conductor between trace ( 32 ) and trace ( 34 ).
  • the copper-only graph ( 54 ) in FIG. 2 shows an insertion loss of about 8.5 dB centered on the resonant frequency f 3 of about 19 GHz.
  • the graph for insertion loss with copper coated with nickel ( 52 ) shows insertion loss reduced by 1.5 dB with center resonant frequency f 2 shifted down to about 18 GHz.
  • the graph for with copper coated with iron ( 50 ) shows an even better insertion loss reduction of 3.0 dB with the center resonant frequency f 1 shifted even further down to about 15 GHz.
  • FIGS. 3 and 4 each sets forth a cross-sectional plan view of an additional example multi-layer PCB ( 40 ) with a via ( 10 ) according to embodiments of the present invention.
  • Each such PCB ( 40 ) includes layers of laminate ( 30 ), a via hole ( 14 ) traversing the layers of laminate, and a via conductor ( 24 , 26 ) contained within the via hole.
  • Each via conductor include a used portion ( 12 ) and an unused portion ( 22 ).
  • Each via conductor is composed of copper ( 24 ) coated with a metal ( 26 ) having a conductivity lower than the conductivity of copper.
  • both the used portion ( 12 ) and the unused portion ( 22 ) of the via conductor are composed of copper ( 24 ), and only the unused portion ( 22 ) of the via conductor is coated with a metal ( 26 ) having a conductivity lower than the conductivity of copper.
  • the entire via conductor ( 24 ) consists only of a metal having a conductivity lower than the conductivity of copper.
  • FIG. 5 sets forth a flow chart illustrating an example method of use of a multi-layer PCB according to embodiments of the present invention.
  • the method of FIG. 5 is carried out with a PCB similar to the one described above with reference to FIG. 1 , a multi-layer PCB ( 40 ) that includes layers of laminate ( 30 ) and a via ( 10 ) that is composed of a via hole ( 14 ) traversing the layers of laminate, and a via conductor ( 24 , 26 ) contained within the via hole.
  • the via conductor includes a used portion ( 12 ) and an unused portion ( 22 ).
  • the via conductor is composed of copper ( 24 ) coated with a metal ( 26 ) having a conductivity lower than the conductivity of copper.
  • the method of FIG. 5 therefore is described with reference to both FIGS. 1 and 5 .
  • the method of FIG. 5 includes driving ( 302 ), from a first circuit (IC 1 ) on a first laminate layer ( 42 ) of the PCB ( 40 ) to a second circuit (IC 2 ) on a second laminate layer ( 44 ) of the PCB through a via ( 10 ), an alternating current signal ( 304 ).
  • the first circuit is represented by integrated circuit IC 1
  • the second circuit is represented by integrated circuit IC 2 .
  • the conductive pathway between IC 1 and IC 2 is composed of trace ( 32 ), the used portion ( 12 ) of the via conductor, trace ( 34 ), via ( 20 ), and trace ( 34 ).
  • the method of FIG. 5 also includes receiving ( 306 ) the signal ( 304 ) in the second circuit (IC 2 ), where the signal is characterized by an insertion loss in traversing the via ( 10 ).
  • the alternating current signal ( 304 ) is characterized by a frequency high enough to demonstrate skin effect, moving the alternating current toward the surface of the via conductor as the alternating current signal traverses the via ( 10 ).
  • the unused portion ( 22 ) of the via conductor has no connection to any further trace, and the unused portion ( 22 ) of the via conductor implements a resonant stub effecting an insertion loss of the alternating current signal centered on a resonant frequency.
  • Insertion loss in the via ( 20 ) connecting trace ( 34 ) to trace ( 35 ) in this example is of little concern, because there is no unused part, and therefore no resonant stub, in via ( 20 ).
  • some embodiments implement the method of FIG. 5 on vias of the kind shown in FIG. 3 in which both the used portion ( 12 ) and the unused portion ( 22 ) of the via conductor comprise copper, and only the unused portion ( 22 ) of the via conductor is coated with a metal ( 26 ) having a conductivity lower than the conductivity of copper.
  • some embodiments implement the method of FIG. 5 on vias of the kind shown in FIG. 5 where the entire via conductor ( 24 ) consists only of a metal having a conductivity lower than the conductivity of copper.
  • FIG. 6 sets forth a flow chart illustrating an example method of manufacturing a multi-layer PCB according to embodiments of the present invention. Because the method of FIG. 6 produces a PCB similar to the one depicted above in FIG. 1 , the method of FIG. 6 is described with reference to both FIGS. 1 and 6 .
  • the method of FIG. 6 includes depositing ( 402 ) upon layers of laminate ( 30 ) printed circuit traces ( 32 , 34 , 35 ), joining ( 404 ) the layers of laminate, and drilling ( 406 ) at least one via hole ( 14 ) through the layers of laminate.
  • the method of FIG. 6 includes depositing ( 402 ) upon layers of laminate ( 30 ) printed circuit traces ( 32 , 34 , 35 ), joining ( 404 ) the layers of laminate, and drilling ( 406 ) at least one via hole ( 14 ) through the layers of laminate.
  • the 6 also includes placing ( 408 ) in the via hole ( 14 ) a via conductor ( 24 , 26 ) composed of a used portion ( 12 ) and an unused portion ( 22 ).
  • the via conductor is composed of copper ( 24 ) coated with a second metal ( 26 ) having a conductivity lower than the conductivity of copper.
  • the method of FIG. 6 also includes forming ( 410 ) the used portion ( 12 ) of the via conductor so as to conduct an alternating current signal ( 304 ) from a trace ( 32 ) on one layer of the PCB to a trace ( 34 ) on another layer of the PCB, where the alternating current signal characterized by a frequency high enough to demonstrate skin effect, moving the alternating current toward the surface of the via conductor.
  • the method of FIG. 6 also includes forming ( 412 ) the unused portion of the via conductor with no connection to any further trace, so that the unused portion of the via conductor implements a resonant stub effecting an insertion loss of the alternating current signal centered on a resonant frequency, with the metal having a conductivity lower than the conductivity of copper increasing resistive dampening of resonance and reducing the insertion loss.
  • forming ( 412 ) the unused portion of the via conductor with no connection to any further trace so that the unused portion of the via conductor implements a resonant stub effecting an insertion loss of the alternating current signal centered on a resonant frequency, with the metal having a conductivity lower than the conductivity of copper increasing resistive dampening of resonance and reducing the insertion loss.
  • both the used portion ( 12 ) and the unused portion ( 22 ) of the via conductor may be copper, with only the unused portion ( 22 ) of the via conductor coated with a metal ( 26 ) having a conductivity lower than the conductivity of copper—as shown and described above with reference to FIG. 3 .
  • the entire via conductor ( 24 ) may be formed only of a metal having a conductivity lower than the conductivity of copper—as shown and described above with reference to FIG. 4 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

Example multi-layer printed circuit boards (‘PCBs’) are described as well as methods of making and using such PCBs that include layers of laminate; at least one via hole traversing the layers of laminate, and a via conductor contained within the via hole, the via conductor comprising a used portion and an unused portion, the via conductor comprising copper coated with a metal having a conductivity lower than the conductivity of copper.

Description

CROSS-REFERENCE TO RELATED APPLICATION
The present application is a divisional application and claims priority from U.S. patent application Ser. No. 12/570,029 filed on Sep. 30, 2009.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The field of the invention is data processing, or, more specifically, methods, apparatus, and products for multi-layer printed circuit boards with through-hole vias.
2. Description Of Related Art
The development of the EDVAC computer system of 1948 is often cited as the beginning of the computer era. Since that time, computer systems have evolved into extremely complicated devices. Today's computers are much more sophisticated than early systems such as the EDVAC. Computer systems typically include a combination of hardware and software components, application programs, operating systems, processors, buses, memory, input/output devices, and so on. As advances in semiconductor processing and computer architecture push the performance of the computer higher and higher, more sophisticated computer software has evolved to take advantage of the higher performance of the hardware, resulting in computer systems today that are much more powerful than just a few years ago.
One of the areas that has seen considerable development is PCB design, particularly as PCB bandwidths have advanced well into the gigahertz region. As electronic bandwidths expand, the impedances inherent in the conductive pathways on the PCBs themselves become relevant. When signal conductors change layers in multi-layer stackup applications, vias are used. However, when through-hole-vias are used for signal conductors to change layers, any unused via stub will hurt signal integrity. As frequency increases, signal performance is greatly impacted by reflections from those open stubs. A quarter-wave length resonance is particularly detrimental in high speed data transmissions. In current industry practice, termination methods using a resistor, an inductor or a capacitor are used to minimize those through-hole-via stub effects. However, the resistor termination results in undesired DC loss for the signal. The inductor/capacitor termination will shift the quarter-wave length resonance, but still have a resonance which can affect other frequency bands. Using those extra components requires real estate to mount those components which will eventually restrict the freedom of routability.
SUMMARY OF THE INVENTION
Example multi-layer printed circuit boards (‘PCBs’) are described as well as methods of making and using such PCBs that include layers of laminate; at least one via hole traversing the layers of laminate, and a via conductor contained within the via hole, the via conductor comprising a used portion and an unused portion, the via conductor comprising copper coated with a metal having a conductivity lower than the conductivity of copper.
The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular descriptions of exemplary embodiments of the invention as illustrated in the accompanying drawings wherein like reference numbers generally represent like parts of exemplary embodiments of the invention.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 sets forth a cross-sectional plan view of an example multi-layer PCB according to embodiments of the present invention.
FIG. 2 sets forth an example graph of insertion loss for a via in a PCB according to embodiments of the present invention.
FIGS. 3 and 4 each sets forth a cross-sectional plan view of an additional example multi-layer PCB with a via according to embodiments of the present invention.
FIG. 5 sets forth a flow chart illustrating an example method of use of a multi-layer PCB according to embodiments of the present invention.
FIG. 6 sets forth a flow chart illustrating an example method of manufacturing a multi-layer PCB according to embodiments of the present invention.
 DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS
Example multi-layer printed circuit boards (‘PCBs’) as well as methods of making and using such PCBs in accordance with embodiments of the present invention are described with reference to the accompanying drawings, beginning with FIG. 1. FIG. 1 sets forth a cross-sectional plan view of an example multi-layer PCB (40) according to embodiments of the present invention that includes layers of laminate (30), a via hole (14) traversing the layers of laminate, and a via conductor (24, 26) contained within the via hole. The via conductor includes a used portion (12) and an unused portion (22). The via conductor is composed of copper (24) coated with a metal (26) having a conductivity lower than the conductivity of copper.
In the example of FIG. 1, the used portion (12) of the via conductor (24, 26) conducts an alternating current signal (304) from a trace (32) on one layer (42) of the PCB (40) to a trace (34) on another layer (44) of the PCB. In addition, the alternating current signal (304) is characterized by a frequency high enough to demonstrate skin effect, moving the alternating current toward the surface (11) of the via conductor (24, 26), that is, in this example, toward the surface of the coating metal having a conductivity lower than the conductivity of copper.
Also in the example of FIG. 1, the unused portion (22) of the via conductor has no connection to any further trace, and the unused portion of the via conductor therefore implements a resonant stub that causes an insertion loss of the alternating current signal centered on a resonant frequency. Such a resonant stub can be modeled as a series resistance, inductance, and capacitance having a particular resonant frequency depending on the values of inductance and capacitance involved. The metal having a conductivity lower than the conductivity of copper increases resistive dampening of such a resonance and reduces the insertion loss of the alternating current signal as the signal traverses the used portion (12) of the via conductor between trace (32) and trace (34). The increased resistive dampening occurs because of the so-called “skin effect,” which at higher frequencies, demonstrably moves alternating electric current flows towards the surface of conductors. Hence if the resonant stub, the unused portion (22) of the via conductor in such an example is coated with a material that has higher resistance than copper (like nickel or iron), the high frequency current will actually flow through a higher resistance path. This will provide additional damping in the resonant region thereby reducing the stub impact on the desired signal. Examples of such metals having lower conductivity or higher resistivity than copper include the mentioned iron and nickel, alloys of iron and nickel, compounds of iron and nickel, as well as aluminum, tin, zinc, many of their alloys, and other metals as will occur to those of skill in the art.
For further explanation, FIG. 2 sets forth an example graph of insertion loss for a via in a PCB according to embodiments of the present invention modeled with a via conductor of copper only (54), copper with a coating of nickel (52), and copper with a coating of iron (50). For ease of explanation, the example of FIG. 2 is discussed here with reference both to FIGS. 1 and 2. The example graph of FIG. 2 illustrates insertion loss for an example via according to embodiments of the present invention, similar to the one described and illustrated above with reference to FIG. 1, of 3 millimeters height and 100 micrometer radius modeled with a three-dimensional, full wave solver. The via was modeled with a signal path (32, 12, 34) from the top layer (42) of a PCB to the third layer (44), with a ground plane (46) disposed upon the second layer (43).
The graph of FIG. 2 shows the beneficial effect of increased resistive dampening of resonance with reduced insertion loss of the alternating current signal as the signal traverses the used portion (12) of the via conductor between trace (32) and trace (34). The copper-only graph (54) in FIG. 2 shows an insertion loss of about 8.5 dB centered on the resonant frequency f3 of about 19 GHz. By comparison with copper only, the graph for insertion loss with copper coated with nickel (52) shows insertion loss reduced by 1.5 dB with center resonant frequency f2 shifted down to about 18 GHz. The graph for with copper coated with iron (50) shows an even better insertion loss reduction of 3.0 dB with the center resonant frequency f1 shifted even further down to about 15 GHz.
For further explanation, FIGS. 3 and 4 each sets forth a cross-sectional plan view of an additional example multi-layer PCB (40) with a via (10) according to embodiments of the present invention. Each such PCB (40) includes layers of laminate (30), a via hole (14) traversing the layers of laminate, and a via conductor (24, 26) contained within the via hole. Each via conductor include a used portion (12) and an unused portion (22). Each via conductor is composed of copper (24) coated with a metal (26) having a conductivity lower than the conductivity of copper. In the example of FIG. 3, both the used portion (12) and the unused portion (22) of the via conductor are composed of copper (24), and only the unused portion (22) of the via conductor is coated with a metal (26) having a conductivity lower than the conductivity of copper. In the example PCB (40) of FIG. 4, however, the entire via conductor (24) consists only of a metal having a conductivity lower than the conductivity of copper.
For further explanation, FIG. 5 sets forth a flow chart illustrating an example method of use of a multi-layer PCB according to embodiments of the present invention. The method of FIG. 5 is carried out with a PCB similar to the one described above with reference to FIG. 1, a multi-layer PCB (40) that includes layers of laminate (30) and a via (10) that is composed of a via hole (14) traversing the layers of laminate, and a via conductor (24, 26) contained within the via hole. The via conductor includes a used portion (12) and an unused portion (22). The via conductor is composed of copper (24) coated with a metal (26) having a conductivity lower than the conductivity of copper. The method of FIG. 5 therefore is described with reference to both FIGS. 1 and 5.
The method of FIG. 5 includes driving (302), from a first circuit (IC1) on a first laminate layer (42) of the PCB (40) to a second circuit (IC2) on a second laminate layer (44) of the PCB through a via (10), an alternating current signal (304). In this example, the first circuit is represented by integrated circuit IC1, and the second circuit is represented by integrated circuit IC2. The conductive pathway between IC1 and IC2 is composed of trace (32), the used portion (12) of the via conductor, trace (34), via (20), and trace (34).
The method of FIG. 5 also includes receiving (306) the signal (304) in the second circuit (IC2), where the signal is characterized by an insertion loss in traversing the via (10). In the method of FIG. 5, the alternating current signal (304) is characterized by a frequency high enough to demonstrate skin effect, moving the alternating current toward the surface of the via conductor as the alternating current signal traverses the via (10). The unused portion (22) of the via conductor has no connection to any further trace, and the unused portion (22) of the via conductor implements a resonant stub effecting an insertion loss of the alternating current signal centered on a resonant frequency. The metal having a conductivity lower than the conductivity of copper increases resistive dampening of resonance and reduces the insertion loss. Insertion loss in the via (20) connecting trace (34) to trace (35) in this example is of little concern, because there is no unused part, and therefore no resonant stub, in via (20).
In addition to the use of the PCB and via structure shown in FIG. 1, some embodiments implement the method of FIG. 5 on vias of the kind shown in FIG. 3 in which both the used portion (12) and the unused portion (22) of the via conductor comprise copper, and only the unused portion (22) of the via conductor is coated with a metal (26) having a conductivity lower than the conductivity of copper. In addition, some embodiments implement the method of FIG. 5 on vias of the kind shown in FIG. 5 where the entire via conductor (24) consists only of a metal having a conductivity lower than the conductivity of copper.
For further explanation, FIG. 6 sets forth a flow chart illustrating an example method of manufacturing a multi-layer PCB according to embodiments of the present invention. Because the method of FIG. 6 produces a PCB similar to the one depicted above in FIG. 1, the method of FIG. 6 is described with reference to both FIGS. 1 and 6. The method of FIG. 6 includes depositing (402) upon layers of laminate (30) printed circuit traces (32, 34, 35), joining (404) the layers of laminate, and drilling (406) at least one via hole (14) through the layers of laminate. The method of FIG. 6 also includes placing (408) in the via hole (14) a via conductor (24, 26) composed of a used portion (12) and an unused portion (22). The via conductor is composed of copper (24) coated with a second metal (26) having a conductivity lower than the conductivity of copper.
The method of FIG. 6 also includes forming (410) the used portion (12) of the via conductor so as to conduct an alternating current signal (304) from a trace (32) on one layer of the PCB to a trace (34) on another layer of the PCB, where the alternating current signal characterized by a frequency high enough to demonstrate skin effect, moving the alternating current toward the surface of the via conductor.
The method of FIG. 6 also includes forming (412) the unused portion of the via conductor with no connection to any further trace, so that the unused portion of the via conductor implements a resonant stub effecting an insertion loss of the alternating current signal centered on a resonant frequency, with the metal having a conductivity lower than the conductivity of copper increasing resistive dampening of resonance and reducing the insertion loss. Alternatively in the method of FIG. 6, both the used portion (12) and the unused portion (22) of the via conductor may be copper, with only the unused portion (22) of the via conductor coated with a metal (26) having a conductivity lower than the conductivity of copper—as shown and described above with reference to FIG. 3. As a further alternative in the method of FIG. 6, the entire via conductor (24) may be formed only of a metal having a conductivity lower than the conductivity of copper—as shown and described above with reference to FIG. 4.
It will be understood from the foregoing description that modifications and changes may be made in various embodiments of the present invention without departing from its true spirit. The descriptions in this specification are for purposes of illustration only and are not to be construed in a limiting sense. The scope of the present invention is limited only by the language of the following claims.

Claims (4)

What is claimed is:
1. A method of use of a multi-layer printed circuit board (‘PCB’) comprising:
driving, from a first circuit on a first laminate layer of the PCB to a second circuit on a second laminate layer of the PCB through a via, an alternating current signal; and
receiving the signal in the second circuit, the signal characterized by an insertion loss in traversing the via,
the PCB comprising layers of laminate and the via, the via comprising a via hole traversing the layers of laminate, the via hole containing a via conductor comprising a used portion and an unused portion,
the via conductor comprising copper coated with a metal having a conductivity lower than the conductivity of copper, wherein both the used portion and the unused portion of the via conductor comprise copper and only the unused portion of the via conductor is coated with the metal having a conductivity lower than the conductivity of copper.
2. The method of claim 1 wherein the alternating current signal is characterized by a frequency high enough to demonstrate skin effect, moving the alternating current toward the surface of the via conductor.
3. The method of claim 1 wherein:
the unused portion of the via conductor has no connection to any further trace,
the unused portion of the via conductor implements a resonant stub effecting an insertion loss of the alternating current signal centered on a resonant frequency, and
the metal having the conductivity lower than the conductivity of copper increases resistive dampening of resonance and reduces the insertion loss.
4. The method of claim 1 wherein the metal having the conductivity lower than the conductivity of copper is iron or nickel.
US13/448,787 2009-09-30 2012-04-17 Through-hole-vias in multi-layer printed circuit boards Active US8658911B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US13/448,787 US8658911B2 (en) 2009-09-30 2012-04-17 Through-hole-vias in multi-layer printed circuit boards
US14/152,096 US9277653B2 (en) 2009-09-30 2014-01-10 Through-hole-vias in multi-layer printed circuit boards

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/570,029 US8242384B2 (en) 2009-09-30 2009-09-30 Through hole-vias in multi-layer printed circuit boards
US13/448,787 US8658911B2 (en) 2009-09-30 2012-04-17 Through-hole-vias in multi-layer printed circuit boards

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/570,029 Division US8242384B2 (en) 2009-09-30 2009-09-30 Through hole-vias in multi-layer printed circuit boards

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/570,029 Division US8242384B2 (en) 2009-09-30 2009-09-30 Through hole-vias in multi-layer printed circuit boards

Publications (2)

Publication Number Publication Date
US20120200346A1 US20120200346A1 (en) 2012-08-09
US8658911B2 true US8658911B2 (en) 2014-02-25

Family

ID=43779037

Family Applications (4)

Application Number Title Priority Date Filing Date
US12/570,029 Active 2030-08-20 US8242384B2 (en) 2009-09-30 2009-09-30 Through hole-vias in multi-layer printed circuit boards
US13/446,727 Active US8766107B2 (en) 2009-09-30 2012-04-13 Through-hole-vias in multi-layer printed circuit boards
US13/448,787 Active US8658911B2 (en) 2009-09-30 2012-04-17 Through-hole-vias in multi-layer printed circuit boards
US14/152,096 Active 2030-01-05 US9277653B2 (en) 2009-09-30 2014-01-10 Through-hole-vias in multi-layer printed circuit boards

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US12/570,029 Active 2030-08-20 US8242384B2 (en) 2009-09-30 2009-09-30 Through hole-vias in multi-layer printed circuit boards
US13/446,727 Active US8766107B2 (en) 2009-09-30 2012-04-13 Through-hole-vias in multi-layer printed circuit boards

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/152,096 Active 2030-01-05 US9277653B2 (en) 2009-09-30 2014-01-10 Through-hole-vias in multi-layer printed circuit boards

Country Status (1)

Country Link
US (4) US8242384B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140324270A1 (en) * 2013-04-26 2014-10-30 Msi Computer (Shenzhen) Co., Ltd. Mobile robot
US10405418B2 (en) 2016-12-21 2019-09-03 Industrial Technology Research Institute Differential signal transmitting circuit board

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8242384B2 (en) 2009-09-30 2012-08-14 International Business Machines Corporation Through hole-vias in multi-layer printed circuit boards
US8432027B2 (en) * 2009-11-11 2013-04-30 International Business Machines Corporation Integrated circuit die stacks with rotationally symmetric vias
US8310841B2 (en) 2009-11-12 2012-11-13 International Business Machines Corporation Integrated circuit die stacks having initially identical dies personalized with switches and methods of making the same
US8315068B2 (en) 2009-11-12 2012-11-20 International Business Machines Corporation Integrated circuit die stacks having initially identical dies personalized with fuses and methods of manufacturing the same
US8258619B2 (en) 2009-11-12 2012-09-04 International Business Machines Corporation Integrated circuit die stacks with translationally compatible vias
US9646947B2 (en) * 2009-12-22 2017-05-09 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Integrated circuit with inductive bond wires
TW201245993A (en) * 2011-05-12 2012-11-16 Hon Hai Prec Ind Co Ltd System and method for detecting equivalent series inductance
US9076698B2 (en) * 2012-10-23 2015-07-07 Intel Corporation Flexible package-to-socket interposer
US9136624B1 (en) * 2013-03-28 2015-09-15 Juniper Networks, Inc. Orthogonal cross-connecting of printed circuit boards without a midplane board
US9955568B2 (en) * 2014-01-24 2018-04-24 Dell Products, Lp Structure to dampen barrel resonance of unused portion of printed circuit board via
US10103447B2 (en) 2014-06-13 2018-10-16 Nxp Usa, Inc. Integrated circuit package with radio frequency coupling structure
US9917372B2 (en) 2014-06-13 2018-03-13 Nxp Usa, Inc. Integrated circuit package with radio frequency coupling arrangement
US9620841B2 (en) * 2014-06-13 2017-04-11 Nxp Usa, Inc. Radio frequency coupling structure
US10225925B2 (en) * 2014-08-29 2019-03-05 Nxp Usa, Inc. Radio frequency coupling and transition structure
US9887449B2 (en) * 2014-08-29 2018-02-06 Nxp Usa, Inc. Radio frequency coupling structure and a method of manufacturing thereof
US20170013715A1 (en) 2015-07-10 2017-01-12 Rohde & Schwarz Gmbh & Co. Kg Printed circuit board and corresponding method for producing a printed circuit board
CN106876852B (en) * 2015-12-14 2020-01-10 中国航空工业集团公司雷华电子技术研究所 Connecting structure of upper and lower layer microstrip circuits of multilayer power divider
US10477672B2 (en) * 2018-01-29 2019-11-12 Hewlett Packard Enterprise Development Lp Single ended vias with shared voids

Citations (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2872391A (en) * 1955-06-28 1959-02-03 Ibm Method of making plated hole printed wiring boards
US2897409A (en) * 1954-10-06 1959-07-28 Sprague Electric Co Plating process
US4131516A (en) * 1977-07-21 1978-12-26 International Business Machines Corporation Method of making metal filled via holes in ceramic circuit boards
US5298686A (en) 1990-10-23 1994-03-29 Westinghouse Electric Corp. System and method for implementing wiring changes in a solderless printed wiring board module
USH1471H (en) * 1993-04-26 1995-08-01 Braun David J Metal substrate double sided circuit board
US5715144A (en) * 1994-12-30 1998-02-03 International Business Machines Corporation Multi-layer, multi-chip pyramid and circuit board structure
US5744759A (en) * 1996-05-29 1998-04-28 International Business Machines Corporation Circuit boards that can accept a pluggable tab module that can be attached or removed without solder
US5839184A (en) 1997-07-10 1998-11-24 Vlsi Technology, Inc. Method for creating on-package inductors for use with integrated circuits
US5907903A (en) * 1996-05-24 1999-06-01 International Business Machines Corporation Multi-layer-multi-chip pyramid and circuit board structure and method of forming same
JP2000031651A (en) 1998-07-14 2000-01-28 Sony Corp Multilayer circuit board
US6076726A (en) * 1998-07-01 2000-06-20 International Business Machines Corporation Pad-on-via assembly technique
US6124781A (en) * 1998-10-06 2000-09-26 Bourns, Inc. Conductive polymer PTC battery protection device and method of making same
US6172591B1 (en) * 1998-03-05 2001-01-09 Bourns, Inc. Multilayer conductive polymer device and method of manufacturing same
US6197181B1 (en) 1998-03-20 2001-03-06 Semitool, Inc. Apparatus and method for electrolytically depositing a metal on a microelectronic workpiece
US6208225B1 (en) 1999-02-25 2001-03-27 Formfactor, Inc. Filter structures for integrated circuit interfaces
US6236302B1 (en) * 1998-03-05 2001-05-22 Bourns, Inc. Multilayer conductive polymer device and method of manufacturing same
US6290833B1 (en) 1998-03-20 2001-09-18 Semitool, Inc. Method for electrolytically depositing copper on a semiconductor workpiece
US20020195271A1 (en) 2001-06-26 2002-12-26 Gailus Mark W. Direct inner layer interconnect for a high speed printed circuit board
US6541712B1 (en) 2001-12-04 2003-04-01 Teradyhe, Inc. High speed multi-layer printed circuit board via
US20030137042A1 (en) 2001-06-21 2003-07-24 Mess Leonard E. Stacked mass storage flash memory package
US6653170B1 (en) * 2001-02-06 2003-11-25 Charles W. C. Lin Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit
US6717071B2 (en) 2000-08-11 2004-04-06 Industrial Technology Research Institute Coaxial via hole and process of fabricating the same
US20040232559A1 (en) 2003-05-19 2004-11-25 Adelmann Todd C. Interconnect method for directly connected stacked integrated circuits
US20050010725A1 (en) 2003-07-07 2005-01-13 Eilert Sean E. Method and apparatus for generating a device ID for stacked devices
US20050029014A1 (en) * 2003-08-08 2005-02-10 Shigeki Miura Conductive sheet having conductive layer with improved adhesion and product including the same
US20050082664A1 (en) 2003-10-16 2005-04-21 Elpida Memory, Inc. Stacked semiconductor device and semiconductor chip control method
US20050178669A1 (en) 2004-02-17 2005-08-18 Strubbe John L. Method of electroplating aluminum
US6958547B2 (en) 2002-05-03 2005-10-25 Intel Corporation Interconnect structures containing conductive electrolessly deposited etch stop layers, liner layers, and via plugs
US20050251997A1 (en) * 2004-05-12 2005-11-17 Advanced Semiconductor Engineering Inc. Method for forming printed circuit board
US20060046088A1 (en) * 2004-09-02 2006-03-02 Salman Akram Selective nickel plating of aluminum, copper, and tungsten structures
US7030712B2 (en) 2004-03-01 2006-04-18 Belair Networks Inc. Radio frequency (RF) circuit board topology
US7123497B2 (en) 2003-04-21 2006-10-17 Elpida Memory, Inc. Memory module and memory system
US20070045780A1 (en) * 2005-09-01 2007-03-01 Salman Akram Methods of forming blind wafer interconnects, and related structures and assemblies
US20070096332A1 (en) 2003-05-28 2007-05-03 Tomotoshi Satoh Electronic component, module, module assembling method, module identification method and module environment setting method
US20070103251A1 (en) 2005-11-10 2007-05-10 Jun Fan Adjusting a characteristic of a conductive via stub in a circuit board
US7249337B2 (en) 2003-03-06 2007-07-24 Sanmina-Sci Corporation Method for optimizing high frequency performance of via structures
US7277005B2 (en) 2004-09-01 2007-10-02 Samsung Electro-Mechanics Co., Ltd. Printed circuit board including embedded resistor and method of fabricating the same
US20080277146A1 (en) * 2007-05-07 2008-11-13 Samsung Electro-Mechanics Co., Ltd. Radiant heat printed circuit board and method of fabricating the same
US20090049414A1 (en) 2007-08-16 2009-02-19 International Business Machines Corporation Method and system for reducing via stub resonance
US20100124035A1 (en) 2008-11-20 2010-05-20 International Business Machines Corporation Integrating Capacitors Into Vias Of Printed Circuit Boards
US7916511B2 (en) 2008-01-28 2011-03-29 Samsung Electronics Co., Ltd. Semiconductor memory device including plurality of memory chips
US20110073359A1 (en) 2009-09-30 2011-03-31 International Business Machines Corporation Through-Hole-Vias In Multi-Layer Printed Circuit Boards
US20110110064A1 (en) 2009-11-12 2011-05-12 International Business Machines Corporation Integrating Circuit Die Stacks Having Initially Identical Dies Personalized With Fuses
US20110110065A1 (en) 2009-11-12 2011-05-12 International Business Machines Corporation Integrated Circuit Die Stacks Having Initially Identical Dies Personalized With Switches
US20110109381A1 (en) 2009-11-11 2011-05-12 International Business Machines Corporation Integrated Circuit Die Stacks With Rotationally Symmetric Vias
US20110108972A1 (en) 2009-11-12 2011-05-12 International Business Machines Corporation Integrated Circuit Die Stacks With Translationally Compatible Vias
US20110148543A1 (en) 2009-12-22 2011-06-23 International Business Machines Corporation Integrated Circuit With Inductive Bond Wires
US8064222B2 (en) 2003-12-25 2011-11-22 Elpida Memory, Inc. Semiconductor integrated circuit device
US20110312129A1 (en) 2008-04-28 2011-12-22 International Business Machines Corporation Interconnection in multi-chip with interposers and bridges

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3586893D1 (en) 1984-12-28 1993-01-21 Micro Co Ltd STACKING METHOD FOR PRINTED CIRCUITS.
JPH06140451A (en) 1992-10-27 1994-05-20 Hitachi Ltd Semiconductor integrated circuit device
US5330931A (en) 1993-09-22 1994-07-19 Northern Telecom Limited Method of making a capacitor for an integrated circuit
JP3047825B2 (en) 1996-09-18 2000-06-05 日本電気株式会社 Board connection structure
US5955257A (en) * 1997-10-21 1999-09-21 Regents Of The University Of Minnesota Infusible grade short-term cell storage medium for mononuclear cells
US5963464A (en) 1998-02-26 1999-10-05 International Business Machines Corporation Stackable memory card
US5998259A (en) 1998-03-20 1999-12-07 United Semiconductor Corp. Method of fabricating dual cylindrical capacitor
KR100268424B1 (en) 1998-08-07 2000-10-16 윤종용 A method of fabricating interconnect of semiconductor device
KR100530871B1 (en) 1998-08-14 2006-06-16 이해영 Bonding wire inductor, and chip-inductor, coupler and transformer including the bonding wire inductor
US6448865B1 (en) 1999-02-25 2002-09-10 Formfactor, Inc. Integrated circuit interconnect system
US6459343B1 (en) 1999-02-25 2002-10-01 Formfactor, Inc. Integrated circuit interconnect system forming a multi-pole filter
US6194774B1 (en) 1999-03-10 2001-02-27 Samsung Electronics Co., Ltd. Inductor including bonding wires
US6504202B1 (en) 2000-02-02 2003-01-07 Lsi Logic Corporation Interconnect-embedded metal-insulator-metal capacitor
JP2001185442A (en) 1999-12-27 2001-07-06 Murata Mfg Co Ltd Connection structure of multiplayer capacitor and decoupling capacitor and wiring substrate
JP4256575B2 (en) 2000-08-15 2009-04-22 パナソニック株式会社 RF passive circuit and RF amplifier with via hole
JP2002164214A (en) 2000-10-27 2002-06-07 Xerox Corp Non-flush microcoil using bonding wire and its manufacturing method
US6621012B2 (en) 2001-02-01 2003-09-16 International Business Machines Corporation Insertion of electrical component within a via of a printed circuit board
US6512285B1 (en) 2001-10-05 2003-01-28 Skyworks Solutions, Inc. High inductance inductor in a semiconductor package
US6803665B1 (en) 2001-11-02 2004-10-12 Skyworks Solutions, Inc. Off-chip inductor
KR100428789B1 (en) 2001-12-05 2004-04-28 삼성전자주식회사 Semiconductor device having capacitor of metal/insulator/metal structure and method of forming the same
US6621140B1 (en) 2002-02-25 2003-09-16 Rf Micro Devices, Inc. Leadframe inductors
US7204648B2 (en) 2002-03-19 2007-04-17 Finisar Corporation Apparatus for enhancing impedance-matching in a high-speed data communications system
US6815126B2 (en) * 2002-04-09 2004-11-09 International Business Machines Corporation Printed wiring board with conformally plated circuit traces
KR20030084355A (en) 2002-04-26 2003-11-01 엘지이노텍 주식회사 Embedded Capacitor and LTCC Multi-Layer Board using Embedded Capacitor
JP2004095572A (en) 2002-08-29 2004-03-25 Hitachi Ltd Semiconductor device and method for manufacturing the same
WO2004025695A2 (en) 2002-09-10 2004-03-25 Semiconductor Components Industries L.L.C. Semiconductor device with wire bond inductor and method
US7227240B2 (en) 2002-09-10 2007-06-05 Semiconductor Components Industries, L.L.C. Semiconductor device with wire bond inductor and method
US6913471B2 (en) 2002-11-12 2005-07-05 Gateway Inc. Offset stackable pass-through signal connector
US7342300B2 (en) 2003-06-30 2008-03-11 Zarbana Digital Fund Llc Integrated circuit incorporating wire bond inductance
US7187256B2 (en) 2004-02-19 2007-03-06 Hittite Microwave Corporation RF package
US7186919B2 (en) 2004-08-16 2007-03-06 Samsung Electro-Mechanics Co., Ltd. Printed circuit board including embedded capacitors and method of manufacturing the same
US7772115B2 (en) * 2005-09-01 2010-08-10 Micron Technology, Inc. Methods for forming through-wafer interconnects, intermediate structures so formed, and devices and systems having at least one solder dam structure
US7410884B2 (en) 2005-11-21 2008-08-12 Intel Corporation 3D integrated circuits using thick metal for backside connections and offset bumps
US7932590B2 (en) 2006-07-13 2011-04-26 Atmel Corporation Stacked-die electronics package with planar and three-dimensional inductor elements
JP2008028188A (en) 2006-07-21 2008-02-07 Sharp Corp Printed wiring board, method for manufacturing the same, and electronic apparatus
US7987587B2 (en) * 2008-03-07 2011-08-02 International Business Machines Corporation Method of forming solid vias in a printed circuit board

Patent Citations (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2897409A (en) * 1954-10-06 1959-07-28 Sprague Electric Co Plating process
US2872391A (en) * 1955-06-28 1959-02-03 Ibm Method of making plated hole printed wiring boards
US4131516A (en) * 1977-07-21 1978-12-26 International Business Machines Corporation Method of making metal filled via holes in ceramic circuit boards
US5298686A (en) 1990-10-23 1994-03-29 Westinghouse Electric Corp. System and method for implementing wiring changes in a solderless printed wiring board module
USH1471H (en) * 1993-04-26 1995-08-01 Braun David J Metal substrate double sided circuit board
US5715144A (en) * 1994-12-30 1998-02-03 International Business Machines Corporation Multi-layer, multi-chip pyramid and circuit board structure
US5907903A (en) * 1996-05-24 1999-06-01 International Business Machines Corporation Multi-layer-multi-chip pyramid and circuit board structure and method of forming same
US6070785A (en) * 1996-05-29 2000-06-06 International Business Machines Corporation Process for manufacturing boards that can accept a pluggable tab module that can be attached or removed without solder
US5744759A (en) * 1996-05-29 1998-04-28 International Business Machines Corporation Circuit boards that can accept a pluggable tab module that can be attached or removed without solder
US5839184A (en) 1997-07-10 1998-11-24 Vlsi Technology, Inc. Method for creating on-package inductors for use with integrated circuits
US6236302B1 (en) * 1998-03-05 2001-05-22 Bourns, Inc. Multilayer conductive polymer device and method of manufacturing same
US6172591B1 (en) * 1998-03-05 2001-01-09 Bourns, Inc. Multilayer conductive polymer device and method of manufacturing same
US6638410B2 (en) 1998-03-20 2003-10-28 Semitool, Inc. Apparatus and method for electrolytically depositing copper on a semiconductor workpiece
US6197181B1 (en) 1998-03-20 2001-03-06 Semitool, Inc. Apparatus and method for electrolytically depositing a metal on a microelectronic workpiece
US6290833B1 (en) 1998-03-20 2001-09-18 Semitool, Inc. Method for electrolytically depositing copper on a semiconductor workpiece
US6076726A (en) * 1998-07-01 2000-06-20 International Business Machines Corporation Pad-on-via assembly technique
US6300578B1 (en) * 1998-07-01 2001-10-09 International Business Machines Corporation Pad-on-via assembly technique
JP2000031651A (en) 1998-07-14 2000-01-28 Sony Corp Multilayer circuit board
US6124781A (en) * 1998-10-06 2000-09-26 Bourns, Inc. Conductive polymer PTC battery protection device and method of making same
US6208225B1 (en) 1999-02-25 2001-03-27 Formfactor, Inc. Filter structures for integrated circuit interfaces
US6717071B2 (en) 2000-08-11 2004-04-06 Industrial Technology Research Institute Coaxial via hole and process of fabricating the same
US6653170B1 (en) * 2001-02-06 2003-11-25 Charles W. C. Lin Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit
US20030137042A1 (en) 2001-06-21 2003-07-24 Mess Leonard E. Stacked mass storage flash memory package
US20020195271A1 (en) 2001-06-26 2002-12-26 Gailus Mark W. Direct inner layer interconnect for a high speed printed circuit board
US6541712B1 (en) 2001-12-04 2003-04-01 Teradyhe, Inc. High speed multi-layer printed circuit board via
US6958547B2 (en) 2002-05-03 2005-10-25 Intel Corporation Interconnect structures containing conductive electrolessly deposited etch stop layers, liner layers, and via plugs
US7249337B2 (en) 2003-03-06 2007-07-24 Sanmina-Sci Corporation Method for optimizing high frequency performance of via structures
US7123497B2 (en) 2003-04-21 2006-10-17 Elpida Memory, Inc. Memory module and memory system
US20040232559A1 (en) 2003-05-19 2004-11-25 Adelmann Todd C. Interconnect method for directly connected stacked integrated circuits
US20070096332A1 (en) 2003-05-28 2007-05-03 Tomotoshi Satoh Electronic component, module, module assembling method, module identification method and module environment setting method
US20050010725A1 (en) 2003-07-07 2005-01-13 Eilert Sean E. Method and apparatus for generating a device ID for stacked devices
US20050029014A1 (en) * 2003-08-08 2005-02-10 Shigeki Miura Conductive sheet having conductive layer with improved adhesion and product including the same
US20060254052A1 (en) * 2003-09-08 2006-11-16 Shigeki Miura Conductive sheet having conductive layer with improved adhesion and product including the same
US20050082664A1 (en) 2003-10-16 2005-04-21 Elpida Memory, Inc. Stacked semiconductor device and semiconductor chip control method
US8064222B2 (en) 2003-12-25 2011-11-22 Elpida Memory, Inc. Semiconductor integrated circuit device
US20050178669A1 (en) 2004-02-17 2005-08-18 Strubbe John L. Method of electroplating aluminum
US7030712B2 (en) 2004-03-01 2006-04-18 Belair Networks Inc. Radio frequency (RF) circuit board topology
US7154356B2 (en) 2004-03-01 2006-12-26 Belair Networks Inc. Radio frequency (RF) circuit board topology
US20050251997A1 (en) * 2004-05-12 2005-11-17 Advanced Semiconductor Engineering Inc. Method for forming printed circuit board
US7277005B2 (en) 2004-09-01 2007-10-02 Samsung Electro-Mechanics Co., Ltd. Printed circuit board including embedded resistor and method of fabricating the same
US20070004200A1 (en) * 2004-09-02 2007-01-04 Salman Akram Selective activation of aluminum, copper, and tungsten structures
US20070132105A1 (en) * 2004-09-02 2007-06-14 Salman Akram Selective activation of aluminum, copper, and tungsten structures
US20060046088A1 (en) * 2004-09-02 2006-03-02 Salman Akram Selective nickel plating of aluminum, copper, and tungsten structures
US20090176362A1 (en) * 2004-09-02 2009-07-09 Micron Technology, Inc. Methods of forming interconnects in a semiconductor structure
US20070045780A1 (en) * 2005-09-01 2007-03-01 Salman Akram Methods of forming blind wafer interconnects, and related structures and assemblies
US20070257373A1 (en) * 2005-09-01 2007-11-08 Micron Technology, Inc. Methods of forming blind wafer interconnects, and related structures and assemblies
US20070103251A1 (en) 2005-11-10 2007-05-10 Jun Fan Adjusting a characteristic of a conductive via stub in a circuit board
US20080277146A1 (en) * 2007-05-07 2008-11-13 Samsung Electro-Mechanics Co., Ltd. Radiant heat printed circuit board and method of fabricating the same
US20090049414A1 (en) 2007-08-16 2009-02-19 International Business Machines Corporation Method and system for reducing via stub resonance
US7916511B2 (en) 2008-01-28 2011-03-29 Samsung Electronics Co., Ltd. Semiconductor memory device including plurality of memory chips
US20110312129A1 (en) 2008-04-28 2011-12-22 International Business Machines Corporation Interconnection in multi-chip with interposers and bridges
US20100124035A1 (en) 2008-11-20 2010-05-20 International Business Machines Corporation Integrating Capacitors Into Vias Of Printed Circuit Boards
US20110073359A1 (en) 2009-09-30 2011-03-31 International Business Machines Corporation Through-Hole-Vias In Multi-Layer Printed Circuit Boards
US20110109381A1 (en) 2009-11-11 2011-05-12 International Business Machines Corporation Integrated Circuit Die Stacks With Rotationally Symmetric Vias
US20110110064A1 (en) 2009-11-12 2011-05-12 International Business Machines Corporation Integrating Circuit Die Stacks Having Initially Identical Dies Personalized With Fuses
US20110110065A1 (en) 2009-11-12 2011-05-12 International Business Machines Corporation Integrated Circuit Die Stacks Having Initially Identical Dies Personalized With Switches
US20110108972A1 (en) 2009-11-12 2011-05-12 International Business Machines Corporation Integrated Circuit Die Stacks With Translationally Compatible Vias
US20110148543A1 (en) 2009-12-22 2011-06-23 International Business Machines Corporation Integrated Circuit With Inductive Bond Wires

Non-Patent Citations (18)

* Cited by examiner, † Cited by third party
Title
Annonymous; Method for a Cylindrical Chip Capacitor; IP.com Prior Art Database Technical Disclosure; Mar. 16, 2005; IP.com.
Breed, "Analyzing Signals Using the Eye Diagram", Nov. 2005, High Frequency Electronics, vol. 4 No. 11, pp. 50, 52, 53.
Notice of Allowance, U.S. Appl. No. 12/274,407, Sep. 29, 2011, pp. 1-12.
Notice of Allowance, U.S. Appl. No. 12/570,029, Apr. 6, 2012, pp. 1-08.
Notice of Allowance, U.S. Appl. No. 12/616,912, Jul. 10, 2012, pp. 1-11.
Notice of Allowance, U.S. Appl. No. 12/617,169, Apr. 27, 2012, pp. 1-07.
Notice of Allowance, U.S. Appl. No. 12/617,273, Jul. 9, 2012, pp. 1-10.
Office Action, U.S. Appl. No. 12/274,407, May 24, 2011, pp. 1-09.
Office Action, U.S. Appl. No. 12/570,029, Dec. 15, 2011, pp. 1-11.
Office Action, U.S. Appl. No. 12/570,029, Oct. 20, 2011, pp. 1-09.
Office Action, U.S. Appl. No. 12/616,563, Aug. 6, 2012.
Office Action, U.S. Appl. No. 12/616,912, Feb. 3, 2012, pp. 1-10.
Office Action, U.S. Appl. No. 12/616,912, May 31, 2012, pp. 1-06.
Office Action, U.S. Appl. No. 12/617,169, Feb. 17, 2012, pp. 1-18.
Office Action, U.S. Appl. No. 12/617,273, Feb. 3, 2012, pp. 1-10.
Office Action, U.S. Appl. No. 12/617,273, May 31, 2012, pp. 1-07.
Office Action, U.S. Appl. No. 12/644,704, Apr. 3, 2012, pp. 1-06.
Office Action, U.S. Appl. No. 12/644,704, Aug. 31, 2012.

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140324270A1 (en) * 2013-04-26 2014-10-30 Msi Computer (Shenzhen) Co., Ltd. Mobile robot
US9052720B2 (en) * 2013-04-26 2015-06-09 Msi Computer (Shenzhen) Co., Ltd. Mobile robot
US10405418B2 (en) 2016-12-21 2019-09-03 Industrial Technology Research Institute Differential signal transmitting circuit board

Also Published As

Publication number Publication date
US20110073359A1 (en) 2011-03-31
US9277653B2 (en) 2016-03-01
US20120200346A1 (en) 2012-08-09
US20140123489A1 (en) 2014-05-08
US8242384B2 (en) 2012-08-14
US8766107B2 (en) 2014-07-01
US20120193135A1 (en) 2012-08-02

Similar Documents

Publication Publication Date Title
US9277653B2 (en) Through-hole-vias in multi-layer printed circuit boards
US7679930B2 (en) Multilayered printed circuit board
CN101346039B (en) An innovative perforation structure that improves signal integrity
US6621012B2 (en) Insertion of electrical component within a via of a printed circuit board
US7435912B1 (en) Tailoring via impedance on a circuit board
KR100382804B1 (en) Multilayer print substrate
US7742276B2 (en) Wiring structure of laminated capacitors
US10605585B2 (en) Systems and methods for frequency shifting resonance of an unused via in a printed circuit board
US7271348B1 (en) Providing decoupling capacitors in a circuit board
US7851709B2 (en) Multi-layer circuit board having ground shielding walls
WO2006050286A2 (en) An apparatus and method for improving printed circuit board signal layer transitions
US6873219B2 (en) Printed circuit board noise attenuation using lossy conductors
US7458844B2 (en) Grounding device for reducing EMI on PCB
US20080067665A1 (en) Via structure
US9113565B2 (en) Method for processing printed circuit board, printed circuit board and electronic apparatus
US20100108369A1 (en) Printed Circuit Boards, Printed Circuit Board Capacitors, Electronic Filters, Capacitor Forming Methods, and Articles of Manufacture
JP2013030528A (en) Formed capacitor-embedded multilayer printed wiring board
US7196906B1 (en) Circuit board having segments with different signal speed characteristics
US20030112615A1 (en) Method and apparatus for adding inductance to printed circuits
US6903431B2 (en) Substrate method and apparatus
US20080072204A1 (en) Layout design of multilayer printed circuit board
US7626828B1 (en) Providing a resistive element between reference plane layers in a circuit board
KR100594298B1 (en) Multipath Printed Circuit Board with Dissimilar Metal Layers and Power Supply System
JP2000040859A (en) Electronic circuit board
Pan et al. Stitching a reference plane split using routing layer traces to improve I/O bus signal integrity

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: LENOVO INTERNATIONAL LIMITED, HONG KONG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:034194/0291

Effective date: 20140926

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

FEPP Fee payment procedure

Free format text: SURCHARGE FOR LATE PAYMENT, LARGE ENTITY (ORIGINAL EVENT CODE: M1554)

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551)

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8