🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
-
Updated
Apr 7, 2025 - VHDL
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
Development and simulation framework for Application Specific Vector Processor
Deep learning of satellite data: Use the data from satellites for machine learning (deep learning) purposes
RISC-V based application-specific instruction set processor (ASIP) for Minimap2
8-bit RISC ASIP for Stepper Motor Controller with both full and half step capabilities. Implemented in Verilog HDL.
Add a description, image, and links to the asip topic page so that developers can more easily learn about it.
To associate your repository with the asip topic, visit your repo's landing page and select "manage topics."